



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/631,160	07/31/2003	James R. Peterson	200207081-1	7545

22879 7590 05/15/2006

HEWLETT PACKARD COMPANY  
P O BOX 272400, 3404 E. HARMONY ROAD  
INTELLECTUAL PROPERTY ADMINISTRATION  
FORT COLLINS, CO 80527-2400

EXAMINER
----------

PATEL, NIKETA I

ART UNIT	PAPER NUMBER
----------	--------------

2181

DATE MAILED: 05/15/2006

Please find below and/or attached an Office communication concerning this application or proceeding.



## DETAILED ACTION

### *Claim Rejections - 35 USC § 112*

1. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter, which the applicant regards as his invention.

2. Claims 1, 3-5 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

- a. Claim 1 recites the limitation "the I/O device" in line 4. There is insufficient antecedent basis for this limitation in the claim.

### *Claim Rejections - 35 USC § 102*

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) The invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

4. As far as the examiner can interpret the claims in light of the 35 U.S.C. 112, second paragraph, supra claims 1, 3-5 and 6, 8-10, 12-15, 17-19 are rejected under 35 U.S.C. 102(e) as being anticipated by Boyle et al. U.S. Patent Number 6,708,251 B1 (hereinafter "*Boyle*").
5. Referring to claims 1, 6, 10, 15, 19, *Boyle* teaches a method and a memory device interface comprising: determining at least one characteristic [see column 3, lines 45-48 and

Art Unit: 2181

column 7, lines 8-19] of a first input/output (I/O) device [see figure 2, element 22] that is coupled to a memory device interface [see figure 2, element 80], the memory device interface being configured to enable data transfers between the I/O device and a memory device [see column 7, lines 37-43 'transfers'] and buffering data corresponding to the first I/O device in a first portion of a buffer of the memory device interface [see figure 2, element 41], a size of the first portion being responsive to the at least one characteristic of the first I/O device [see column 7, lines 5-19, 37-43, 59-62]; determining at least one characteristic [see column 3, lines 54-62 and column 7, lines 8-19] of a second I/O device [see figure 2, element 24] that is coupled to the memory device interface [see figure 2, element 80]; and buffering data corresponding to the second I/O device in a second portion of the buffer [see figure 2, element 42], a size of the second portion being responsive to the at least one characteristic of the second I/O device [see column 7, lines 5-19, 37-43, 59-62.]

6. **Referring to claims 3, 7, 17,** *Boyle* teaches further comprising: receiving data from the first I/O device via a first data transfer link [see figure 2, element 52]; and receiving data from the second I/O device via a second data transfer link [see figure 2, element 72, 74.]

7. **Referring to claims 4, 8,** *Boyle* teaches further comprising: receiving a first data unit from the first I/O device [see column 7, lines 5-43]; buffering the first data unit in the first portion of the buffer, and transferring the first data unit to the memory device [see column 7, lines 5-43], receiving a second data unit from the second I/O device [see column 7, lines 5-43], buffering the second data unit in the second portion of the buffer, and transferring the second data unit to the memory device [see column 7, lines 5-43.]

8. **Referring to claim 5**, *Boyle* teaches wherein the at least one characteristic comprises at least one of: a rate at which the I/O device is able to read data from the memory device, a rate at which the I/O device is able to write data to the memory device; a bandwidth of a link coupled between the I/O device and the memory device interface, a size of a data unit that the I/O device reads from the memory device per read request a size of a data unit that the I/O device writes to the memory device per write request, a tolerance that the I/O device has for a delay by the memory device interface in fulfilling a write request; or a tolerance that the I/O device has for a delay by the memory device interface in fulfilling a read request [see column 7, lines 5-19, 37-43, 59-62 – ‘large amount of data to be transferred’, ‘small amount of data to be transferred’, ‘bandwidth’, ‘buffer demands’.]

9. **Referring to claims 9**, *Boyle* teaches further comprising: receiving a first data unit from the memory device; buffering the first data unit in the first portion of the buffer [see column 7, lines 5-43]; transferring the first data unit to the first I/O device [see column 7, lines 5-43]; receiving a second data unit from the memory device; buffering the second data unit in the second portion of the buffer [see column 7, lines 5-43]; and transferring the second data unit to the second I/O device [see column 7, lines 5-43.]

10. **Referring to claims 12, 18**, *Boyle* teaches wherein the plurality of registers comprises: a first buffer allocation counter that specifies a buffer allocation value that is configured to enable data received from the first I/O device to be buffered in the first portion of the buffer see column 6, lines 49-55, ‘a chip or a circuit that allocates buffer memory 40’ and column 7, lines 5-19]; and a second buffer allocation counter that specifies a buffer allocation value that is configured to enable data received from the second I/O device to be buffered in the second portion of the

Art Unit: 2181

buffer [see column 6, lines 49-55, ‘a chip or a circuit that allocates buffer memory 40’ and column 7, lines 5-19.]

11. **Referring to claims 13, 14, Boyle** teaches wherein the value of the first buffer allocation counter is decremented response to a buffer allocation value being sent to the first I/O device [see column 6, lines 49-55, ‘a chip or a circuit that allocates buffer memory 40’ and column 7, lines 5-43]; wherein the value of the first buffer allocation counter is incremented responsive to data being read from the first portion of the buffer [see column 6, lines 49-55, ‘a chip or a circuit that allocates buffer memory 40’ and column 7, lines 5-43.]

#### ***Claim Rejections - 35 USC § 103***

12. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

13. Claims 11, 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Boyle et al. U.S. Patent Number 6,708,251 B1 (hereinafter “*Boyle*”) and further in view of Ward et al. U.S. Patent Number: 4,894,770 (hereinafter “*Ward*”).

14. **Referring to claims 11, 16, Boyle** teaches buffer memory [see figure 2, element 40] however does not set forth the limitation of wherein the buffer comprises random access memory (RAM) however, *Ward* teaches a buffer comprising random access memory.

Art Unit: 2181

It would have been obvious to one of ordinary skill in the art at the time of applicant's invention that it was old and well known in the computer art to get the advantage of the ability of accessing data in random order by implementing the buffer using RAM, as disclosed by *Ward* [see column 1, lines 9-32.] It would have been obvious to one of ordinary skill in the art at the time of applicant's invention to implement the buffer using RAM to get this advantage.

### ***Response to Arguments***

15. Applicant's arguments with respect to claims 1, 3-6, 8-19 have been considered but are moot in view of the new ground(s) of rejection.

### ***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Niketa I. Patel whose telephone number is (571) 272 4156. The examiner can normally be reached on M-F 8:00 A.M. to 5:00 P.M.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Fritz Fleming can be reached on (571) 272 4145. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2181

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

NP  
05/09/2006

*Fritz Fleming*  
Supervisory **FRITZ FLEMING** 5/10/2006  
**PRIMARY EXAMINER**  
**GROUP 2100**  
Au2181